Graphene, an atomically thin and hexagonal carbon layer, is a promising candidate as a material for post-silicon electronics. The major advantages of graphene are its 2-D structure and high intrinsic mobility. The 2-D structure makes it compatible with planar CMOS technology while maintaining much of the transport advantages of carbon nanotubes (CNTs). Graphene is also considered a very promising candidate for high-frequency devices due to its excellent electrical properties, such as a high intrinsic carrier mobility (> 10,000 cm 2 Vs at room temperature) [1] and a large saturation velocity (~6-7 times higher than that for Si MOSFETs) [2] . A 100GHz GraFET has been demonstrated recently [3] . Several methods have been used for graphene synthesis, including: a) mechanical exfoliation of graphene from the surface of highly ordered pyrolytic graphite (HOPG) [4]; b) chemical exfoliation and stabilization of individual sheets in solution [5][6]; c) sublimation Si from single crystal SiC [7][8]; and d) Chemical Vapor Deposition (CVD) of graphene on the surface of single crystalline [9] or polycrystalline metals [10][11]
Graphene Growth

Graphene Growth on Ni Film
The substrate used for graphene growth was composed of 500nm polycrystalline nickel film deposited on SiO 2 /Si substrates by electron-beam evaporator. It is believed that under high temperature, carbon is absorbed in nickel film. As the temperature goes down, the solubility of carbon in nickel decreases so that the carbon atoms segregate on the nickel surface and under certain circumstances, form graphene layers. One important factor to form FLG is the amount of carbon that was absorbed into the Ni-catalyst layer. It can be controlled by manipulating not only the amount of CH 4 /H 2 gas ratio but also the cooling rate associated with the proper segregation of carbon for the formation of FLG.
The CVD growth of graphene in our study was carried out at a growth temperature of 880°C, with a pressure of 50 torr and a gas flow rate of 50 sccm of 5% diluted methane (CH 4 ) in argon (Ar) together with 500 sccm of H 2 . The time for the growth varies from 50 seconds to 2 minutes. Post-growth cooling is carried out in a flow rate of 200sccm of Ar and 100sccm of H 2 . Through the precise control of the annealing of Ni, growth and post-growth cooling down conditions, we could obtain ultrathin graphene film less than five layers on the Ni surface as presented in Figure 1 . . Raman measurements were conducted using a Rainshaw Raman system under λ exc =632 nm laser excitation.
Graphene Growth on Ni Dots
For graphene grown on Ni film, usually one or two layers of graphene grow on top of the flat single-crystal grains and thick graphene layers are always observed at the grain boundary regions. By using a method to grow graphene on Ni dots with single or few grains, the total layers of graphene can be more precisely controlled.
500nm damascene Ni patterns in SiO 2 were annealed to achieve single or few grain Ni dots. Graphene was then grown on these few grain Ni dots by CVD. CH 4 gas was used as a precursor for carbon deposition at 900°C. After growth, graphene was transferred onto insulator substrate by wafer bonding and etch back technique. Optical microscope pictures of patterned graphene before and after transfer onto SiO 2 is shown in Figure 2 
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color of graphene patterns looks uniform. The Raman spectra shows negligible D peak compared with G peak. The 2D peak has a single Lorentzian profile and much higher intensity compared with the G peak. Roughly 60% of the patterns are single layer graphene. This transferred method shows zero misalignment, little contamination between the graphene and the substrate, and results in high transfer yields. 
Device Fabrication and Measurement
To fabricate the top-gated GraFETs with confined graphene channel, the graphene film was first patterned by photo lithography and oxygen plasma etching after PDMS stamping transferred to 100nm SiO 2 substrate. The transfer process is shown in Figure 3 . 20nm Pd/30nm Au was then deposited on top of graphene as source and drain by e-beam evaporation. After that, 2nm Al was evaporated as a fuctionalization layer for dielectric deposition by atomic layer deposition (ALD). Before loading the samples from evaporator to ALD machine, the 2nm Al is believed to be quickly oxidized in the ambient [14] . 70 cycles Al 2 O 3 was deposited by ALD as gate dielectric. The equivalent oxide thickness (EOT) of the 2nm evaporated Al and 70 cycles ALD Al 2 O 3 is found to be around 7nm by C-V measurement. Following the gate dielectric deposition, 2nm Ti/30nm Au gate electrode was deposited, and patterned by lift-off. Finally, the Al 2 O 3 was etched to open the source/drain contacts by diluted HF dip. The device structure is shown in Figure 4 Transistors were tested at room temperature and normal laboratory atmosphere. The DC characteristics of the top-gated GraFETs are shown in Figure 4 (b). Figure 4(b) shows the drain current as a function of top-gate voltage V GS at a drain bias of V DS =100 mV. The transfer characteristics exhibit the "V" shape behavior, reflecting the ambipolar transport in graphene. The Dirac point is at gate voltage about -0.4V. The low field FET mobility is estimated to be 500cm 2 ·V -1 ·s -1 by transconductance method without subtracting contact resistance effect.
Conclusions
Graphene was successfully grown using chemical vapor deposition method on Ni film and Ni dots. Typical grain size of FLG grown on Ni film was several hundreds of μm 2 . 60% of graphene sheets grown on Ni dots are single layer. Top-gated GraFETs were fabricated after the CVD grown graphene was transferred onto dielectric substrates. Ambipolar conduction was clearly observed, and the extracted mobility by transconductance method was found to be 500cm 2 /Vs.
